FPGA : Decimation Filter
Hi I want to implement a 32 tap decimation filter in xilinx with reloadable coefficients. I would like to get a decimat...
4 comments
posted 21yrs
posted by pbijoy
4 comments
posted 21yrs
posted by pbijoy