Hi, Does anyone know how I can convert my verilog code to VHDL?
Stanley
Hi, Does anyone know how I can convert my verilog code to VHDL?
Stanley
I would ask in comp.lang.verilog or comp.lang.vhdl
-- glen
Do not forget to mention level of description (RTL or structural). The latter should be simpler.
:Hi, :Does anyone know how I can convert my verilog code to VHDL? : :Stanley :
Have something to add? Share your thoughts — no account required.
Ask the community — no account required