Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

Xilinx EDK library size issue

I moved an EDK project I have from V8.1i back to V7.1i When I compiled my software, the elf was twice the size and over...
0 comments posted 20yrs
posted by sgfallows
0 comments posted 20yrs posted by sgfallows

initial block processing in XST 8.1, part 2

All- On pg 498 of the 8.1i XST Users Guide, it says "Since initial blocks are ignored during synthesis...". But our FAE...
0 comments posted 20yrs
posted by jbrower
0 comments posted 20yrs posted by jbrower

Xilinx IP wizard help

I have a design from ISE that I have been trying to create a peripheral out of. I have created peripherals before using...
4 comments posted 20yrs
posted by joeylrios
4 comments posted 20yrs posted by joeylrios

DCM lock - require clarification

Hi, I am using the VirtexII DCM in my design to generate the master clock for all the modules in my design. The input f...
1 comments posted 20yrs
posted by g.shrinivasan
1 comments posted 20yrs posted by g.shrinivasan

Agility - user experiences? (newbie)

Hi, Has anyone got experience using Celoxica Agility to synthesise SystemC? I haven't had much luck using version 1.0 (...
0 comments posted 20yrs
posted by goldenorfe
0 comments posted 20yrs posted by goldenorfe

ADV7321 interlaced mode

Hello, I'm trying to set PAL on adv7321, but the output signal is progressive timing mode. Does anybody know what is pro...
2 comments posted 20yrs
posted by mstep
2 comments posted 20yrs posted by mstep

FPGA : FFT

Hi I wanted to implement FFT in FPGA. I would like to do it using the CORDIC technique. Can anyone help to understand th...
1 comments posted 20yrs
posted by pbijoy
1 comments posted 20yrs posted by pbijoy

Synthesizing VHDL delays [noob]

Hi! I have a question regarding the VHDL's "after" keyword. I've read that it is not synthesizable but only used for si...
2 comments posted 20yrs
posted by nema
2 comments posted 20yrs posted by nema

ISE .ant file

Hi, what is this .ant file? I'm working with ISE 7.1, I added a test bench waveform to my project and then I choose "Ge...
0 comments posted 20yrs
posted by marco
0 comments posted 20yrs posted by marco

Metastability question (newbie)

Hello, Please excuse me posting a presumably lame question here, but despite a rather thorough search I can't find answ...
2 comments posted 20yrs
posted by tomdz
2 comments posted 20yrs posted by tomdz