Hi all, Doeas anyone know if the Xilinx PCI-X core includes pinout constraints, so it is determined which PCI-X signal is connected to which pin of a certain package (e.g. FF1517) ? I don't have the core documentation yet and until now I have arranged the pinout according to the connector-signal arrangement in order to minimize trace lengths. Thank you for answers. Matthias
-- Please remove *spam* from my email address if you want to contact me.