Hello to all,
I would like to integrate a buyied (target-)pci-core into an xilinx-spartan3 fpga (xc3s200-pq208-4). The core is an *.edf. The core has been originally designed for a virtex-system as you can see in the ending part of the *.edf:
Hello to all,
I would like to integrate a buyied (target-)pci-core into an xilinx-spartan3 fpga (xc3s200-pq208-4). The core is an *.edf. The core has been originally designed for a virtex-system as you can see in the ending part of the *.edf:
Do you have try on an DESKTOP PCI SLOT, or on an custom PCI motherbaord.
If DESKTOP PCI SLOT, your sp3 is 3.3V tolerant only, and the major part of the desktop are 5V IO Tolerant. So, you are driving SP3 IO with 5V :-) . The way is to use sp2 or drivers between sp3 and pci finger.
Regards, Laurent Gauch
Have something to add? Share your thoughts — no account required.
Ask the community — no account required