PCI-Core

- T
- Thomas Bartzick
  
  Contact options for registered users
posted
19 years ago

Mon, Aug 30, 2004 12:02 PM

Hello to all,

I would like to integrate a buyied (target-)pci-core into an xilinx-spartan3 fpga (xc3s200-pq208-4). The core is an *.edf. The core has been originally designed for a virtex-system as you can see in the ending part of the *.edf:

--
  (design (rename pci_core_32target "pci_32_target") (cellRef
pci_core_32target (libraryRef work))
	(property PART (string "xc2v4000bf957-6") (owner "Xilinx"))

Loading thread data ...

- W
- www.amontec.com
  
  Contact options for registered users
Vote on answer
posted
19 years ago

Mon, Aug 30, 2004 1:03 PM

Do you have try on an DESKTOP PCI SLOT, or on an custom PCI motherbaord.

If DESKTOP PCI SLOT, your sp3 is 3.3V tolerant only, and the major part of the desktop are 5V IO Tolerant. So, you are driving SP3 IO with 5V :-) . The way is to use sp2 or drivers between sp3 and pci finger.

Regards, Laurent Gauch

formatting link

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.