Hi, I have a project that have many files generated by Xilinx CoreGenerator.
Now I put all those vhdl files generated by Xilinx CoreGenerator into my project.
I want to put those files that never change into a library monitored by ModelSim software.
I don't know how to create a ModelSim library.
Please help.
Thank you.
Weng