Latest threads in Field-Programmable Gate Arrays

Selecting FPGA synthesis, place and route and simulation tools

Hi, We're considering using the Xilinx Spartan FPGA series. We plan to use the free Web ISE tools for doing our verilog...

7 21yrs

rod.beresford

7 21yrs rod.beresford

FPGAFLASH

Some years ago, a XILINX project was "Designed by Jens Hildebrandt, University of Rostock/Germany, 2002", as it says. T...

2 21yrs

edick

2 21yrs edick

linker script!!!

hi all, i am trying to collect some data and store in the memory.I want this data to be continuous.Can i write my own s...

2 21yrs

kittyawake

2 21yrs kittyawake

computer upgrade time.

Time has come for a computer upgrade (I'm currently using a dual Athlon 1.8GHz with 4GB memory and 15000RPM scsi raid a...

24 21yrs

ray

24 21yrs ray

ISE7.1 PAR Warinng: excessive skew because 1 NON-CLK pins...

I am getting the following warning on a Virtex-II design: WARNING:Route - CLK Net:clk50_BUFGP may have excessive skew b...

3 21yrs

mbmsv

3 21yrs mbmsv

XPS : Body of function not found

Hi, Recently I was trying to implement a plb peripheral. I made a plb peripheral device using the "Create/Import Periph...

0 21yrs

johnsons

0 21yrs johnsons

Body of function not found

Hi, Recently I was trying to implement a plb peripheral. I made a plb peripheral device using the "Create/Import Periph...

1 21yrs

johnsons

1 21yrs johnsons

xmodem/kermit for edk/ppc

I want do download some date into my FPGA over a serial line. It would be great to do so using xmodem or kermit. Howeve...

2 21yrs

newsmailcomp6

2 21yrs newsmailcomp6

set seed in 6.2i or 6.3i -timing?

Is there any way to set the seed (par -t) when using -timing in map? When -timing is used, map runs the placer, but the...

0 21yrs

jhallen

0 21yrs jhallen

A lot of trouble when trying to debug c code on MicroBlaze

If I use XMD - Software debugger or debugging by SDK the debugger seams to go out of scope when I am about to enter a f...

0 21yrs

raybakk

0 21yrs raybakk

Building a MicroBlaze from scratch, unable to run.

Hi I am using a spartan3 development board and trying to learn about MicroBlaze. My application is simple, I want the b...

3 21yrs

raybakk

3 21yrs raybakk

X-Fest devkit order leadtimes & software silliness....

Wondering if anyone else has experienced this.... After the recent X-Fest seminar in Cambridge UK, I ordered the Memex...

11 21yrs

mike

11 21yrs mike

Gated clock question

Hi, everybody I have a simple question about gated clocks. I remember reading somewhere in this group that "gated clock...

13 21yrs

stoyan.shopov

13 21yrs stoyan.shopov

S3 not auto-loading from platform flash

I'm using the Digilent S3 starter kit, which includes a xcf02 platform flash chip. With the as-shipped test design in t...

0 21yrs

mike

0 21yrs mike

programmation with IMPACT with one PROM and two FPGAs

Hello, I use IMPACT to program two FPGAs via a PROM. The PROM is xc18v04 and the FPGAs are xc2S300E-6. Here is the orga...

0 21yrs

mvq

0 21yrs mvq

Field-Programmable Gate Arrays

Worth reading in Field-Programmable Gate Arrays