Field-Programmable Gate Arrays

Optimization of Multiplication in FPGA

hi, there in my project, i need to do some multiplication. and i optimized the multiplicand to numbers like 0.75, 0.625...

2 comments posted 20yrs

posted by agou.win

2 comments posted 20yrs posted by agou.win

is picoblaze worth in my project?

Hi all, I'm doing few tests in these days with the PicoBlaze and it seems to work just fine. Now, in my project, where...

3 comments posted 20yrs

posted by marco

3 comments posted 20yrs posted by marco

stimulus for FPGA

I am planning on buying either a Xilinx Spartan or Altera Development Kit to test out some designs on FPGA. (I am New t...

10 comments posted 20yrs

posted by writeanand

10 comments posted 20yrs posted by writeanand

Xilinx RocketIO receiver reset problem

I'm connecting a V2Pro Rocket IO to a Agilent optical interface and am having problems getting the RocketIO receiver to...

2 comments posted 20yrs

posted by johnp3+nospam

2 comments posted 20yrs posted by johnp3+nospam

Aurora 4 byte interface

Hi to all I am new to group. i am working on aurora protocol. i am stuck as want to use aurora protocol fo r 4 byte int...

1 comments posted 20yrs

posted by bkapil82

1 comments posted 20yrs posted by bkapil82

Spartan 3E Starter Kit - diff b/t rev. C and D?

Can anyone tell me what Xilinx changed between rev C and rev D of the Spartan 3E Starter kit board? By the way, why the...

1 comments posted 20yrs

posted by cole

1 comments posted 20yrs posted by cole

RS232 to access TX registers of Aurora

Hi, I have implemented the Aurora protocol on the V2PRO FF672 FPGA. As part of testing, I need to access the TX data on...

13 comments posted 20yrs

posted by vivek.menon79

13 comments posted 20yrs posted by vivek.menon79

Any eval SW comes with Spartan 3E Dev board from Xilinx/Digilent ?

ISE and/or EDK ?

1 comments posted 20yrs

posted by rashid.karimov

1 comments posted 20yrs posted by rashid.karimov

Amirix AP120, U-Boot and uartlite

Hi, since the license of the "original" uart-port is expired, I'm trying to use the uartlite ip core with u-boot and it...

0 comments posted 20yrs

posted by awu.al888

0 comments posted 20yrs posted by awu.al888

newbie:my ISE doesn't include old xcs30 spartan how........

how can i do to make it work with this old devices?experimenting with an old board i need to add xcs30 and i need a too...

4 comments posted 20yrs

posted by blisca

4 comments posted 20yrs posted by blisca

Remote access to Altera FPGA via jtagd in Linux

Hi All, I just needed to program and debug my Altera FPGAs remotely. So I've prepared a small script on the remote mach...

2 comments posted 20yrs

posted by wzab

2 comments posted 20yrs posted by wzab

Newbie in Chipscope-changes need to route bidirectional data port

Hi, I am using the chipshop first time. I am using this one to debug my ddr controller in the v4 board. When i tried to...

5 comments posted 20yrs

posted by subin.82

5 comments posted 20yrs posted by subin.82

Xilinx Library Conversion

Hi All, My Goal is to use some librarys I have for Xilinx ISE 8.1 with Cadence. The way I thought of going about this i...

0 comments posted 20yrs

posted by DanielJDouglas

0 comments posted 20yrs posted by DanielJDouglas

Linking/mapping code sections with Xilinx EDK

I'm using a V2Pro based eval board with a simple set of frimware and software files. The software set includes the Xvec...

2 comments posted 20yrs

posted by sgfallows

2 comments posted 20yrs posted by sgfallows

XST crashes & websupport denies access

Sorry for the uninteresting post, but I was trying my Altera design in ISE 8.1i and XST crashed immediately with FATAL_...

0 comments posted 20yrs

posted by tommy.thorn

0 comments posted 20yrs posted by tommy.thorn