Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

Quartus synthesising out signals?

Hi all, We had some strange behaviour with our project today. We have been using Mentor Graphics HDL Maker, ModelSim an...
1 comments posted 20yrs
posted by joel.pigdon
1 comments posted 20yrs posted by joel.pigdon

Tsamp for Spartan 3?

A while ago Xilinx introduced the parameter "Tsamp" into the Virtex 4 data sheet, described as: "TSAMP Sampling Error a...
0 comments posted 20yrs
posted by es175d
0 comments posted 20yrs posted by es175d

Dual-port BlockRAM "write first" puzzler...

The setup: Virtex ( >= 2 ) Dual-port BlockRAM configured with both ports in "Write first" mode. Both ports have the sam...
4 comments posted 20yrs
posted by john.l.smith
4 comments posted 20yrs posted by john.l.smith

Need flash adc with plcc format?

Is there a flash adc with a plcc package, anything above 24MHz minimum sample rate will suit me. tnx
6 comments posted 20yrs
posted by <nnn>
6 comments posted 20yrs posted by <nnn>

Rad-hard (neutron/SEU and space) tutorial?

Does anyone know of something more like a "how to" or real design guidelines for designing rad-hard systems, for system...
4 comments posted 20yrs
posted by mmdst23
4 comments posted 20yrs posted by mmdst23

De-serializer using Xilinx DCM

I am working on a 'de-serializer' with Xilinx DCM. The single-bit input stream is sampled by an 8X clock. After 8 bits...
10 comments posted 20yrs
posted by fpga002006
10 comments posted 20yrs posted by fpga002006

DDR_controller_EDK

I want to use the MCH OPB DDR controller (mch_opb_ddr) provided in EDK, to connect a DDR memory module to a custom proc...
2 comments posted 20yrs
posted by
2 comments posted 20yrs posted by

Xilinx ISE, where do the pins go?

Hi, it seems obvious, but I'll ask the question anyways to be sure. My dual port ram on a Spartan 3 does not use the rs...
1 comments posted 20yrs
posted by nospam
1 comments posted 20yrs posted by nospam

Spectre of Metastability Update

Good news: the "spectre of metastability" appears to be on the wane. I live less than a mile from Xilinx HQ, yet on Hal...
33 comments posted 20yrs
posted by bobsrefusebin
33 comments posted 20yrs posted by bobsrefusebin

Blog from Lattice Semiconductor

Hi there, I found one blog which is written by Lattice's staff. It sounds like a "un-official" channel to provide feedb...
0 comments posted 20yrs
posted by lsckwong
0 comments posted 20yrs posted by lsckwong

Question about bandwidth of scope?

Hi, I have seen a scope which has 1 Mohm 30 pF input impedance and frequency response 0 to 12MHz (+/- 3dB) My question:...
10 comments posted 20yrs
posted by <nnn>
10 comments posted 20yrs posted by <nnn>

Need just a few 5V Spartan

Hello, all, Does anyone know where I can get just a few (5 - 10) Xilinx XCS30-3TQ144C chips? Anybody who has them wants...
21 comments posted 20yrs
posted by elson
21 comments posted 20yrs posted by elson