Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

low speed communication

Hi everybody, I have two Virtex4 FX12 Minimodules and I'd like to make them communicate eachother. These modules don't...
13 comments posted 19yrs
posted by cispa
13 comments posted 19yrs posted by cispa

IOSTANDARD user constrain

Hi, Is there a quick way to constraint all IO to the same standard? The default for Spartan3 is LVCMOS25 but we want th...
4 comments posted 19yrs
posted by ccon67
4 comments posted 19yrs posted by ccon67

ML505 : beginners problems

hi, I've just bought the ML505 and I am looking for some examples of VHDL code that I can start to play around with and...
13 comments posted 19yrs
posted by clairemurphs223
13 comments posted 19yrs posted by clairemurphs223

Has anyone used Sundance Boards?.

I have a SMT338 board. This is a FPGA module and now I want to add a DDR SDRAM to my system. I have the ucf file provid...
8 comments posted 19yrs
posted by pbantunez
8 comments posted 19yrs posted by pbantunez

VGA signal through breadboard?

Hello, I own a Spartan 3E Starter Kit, which I plan to use for crowd- entertainment purposes. Since the 3-bit VGA outpu...
15 comments posted 19yrs
posted by checo22
15 comments posted 19yrs posted by checo22

How to code a bidirectional databus?

What are the rules for coding a bidirectional databus in VHDL? I must be able to connect several different entities to...
6 comments posted 19yrs
posted by Fed
6 comments posted 19yrs posted by Fed

Actel timing constraints

I need to write some timing constraints for an ProAsic device. The Designer tool doesn't seem to cater for what I need;...
0 comments posted 19yrs
posted by kev.parsons
0 comments posted 19yrs posted by kev.parsons

ModelSim Memory Content import from Intel Hex

Hello, I'm looking for an import utility from Intel Hex to the supported formats of ModelSim, e. g. MTI or Verilog (Hex)...
1 comments posted 19yrs
posted by WeikEngOff
1 comments posted 19yrs posted by WeikEngOff

Dual Core or Quad Core when running Quartus 7.1

Hello, I'm about to purchase a new computer and I wanted to get some opinions on what I should get. I mostly work with...
6 comments posted 19yrs
posted by jjlindula
6 comments posted 19yrs posted by jjlindula

Use BRAM as ROM (Xilinx)

Hi all, is it possible to use Spartan 3 BRAM (on my xc3s1000 it should be 432K) as a ROM memory for data storage or fold...
13 comments posted 19yrs
posted by peppeunz
13 comments posted 19yrs posted by peppeunz

Quartus 7.1 segv on recent Linux distributions

Although Altera's Quartus II is officially only supported on (by now) rather old Linux releases (SUSE Enterprise Linux...
0 comments posted 19yrs
posted by n07W21+mgk25
0 comments posted 19yrs posted by n07W21+mgk25

Xilinx 8.2 : Multippass P&R

Hi, I was hoping that someone could point me at a useful document or other link. Our FPGA build flow is currently scrip...
11 comments posted 19yrs
posted by moogyd
11 comments posted 19yrs posted by moogyd