I'm a longtime Xilinx user, and I've recently switched over to the dark side :)
Anyway, I'm new to Quartus-II Web Edition, and I'm trying to port a project from my Xess XSA-3S1000 board to a Altera Cyclone-II Starter Kit. I've run into a problem where I have bidi I/Os which need a PULLUP. The Xilinx Spartan-3's I/Os supported a PULLUP constraint, specified in Xilinx's *.UCF file. I searched Altera's website, but I can't find how to specify a pullup on the Cyclone-II's I/Os? Can someone give me a quick pointer?
...
Also, is there a way to directly import a $readmemh file into Quartus-II ROM-initialization file (*.mif) ? So far, I've been running a Verilog-program to convert the $readmemh files into *.mif files. It works, but it's an extra-step I'd like to eliminate.
...
So far, I like Quartus-II's speed. Synthesizing my design is almost
2X fast in Quartus II 7.1, as it was in Xilinx Webpack 9.1i.03.On top of that, Quartus-II's Verilog-parser is uniformly better across the board. (Well, except for the `macro preprocessor having problems with multiple macro-arguments that span 2 or more textlines.)
Xilinx's XST synthesis gets tripped up by obvious Verilog-2001 constructs, like:
reg [7:0] memory [0:255]; always @* mux_out = memory[ addr ];
And Xilinx's XST doesn't like nested procedural for-loops: always @* integer i,j; for ( i = 0; i < MAX_I; i = i + 1 ) for ( j = i; j < MAX_I; j = j + 1 ) //