I've just bought the ML505 and I am looking for some examples of VHDL code that I can start to play around with and edit. All I can find are ACE files, which are not that much help to me. I did find the UCF file that I need, but I am wondering about the other setup parts.
I guess this ML505 board isn't really for people with 0 experience ?
regards, Claire
Didn't find your answer? Ask the community — no account required.
A
Antti
that I can start to play around with and edit. All I can find are ACE files, which are not that much help to me. I did find the UCF file that I need, but I am wondering about the other setup parts.
please begin learning to finf info
just go
formatting link
and start from there
A
N
Neil Steiner
[I would have emailed this instead of posting, but appears to be invalid.]
From the URL that Antti provided, you can find the Reference Designs link:
formatting link
The forum has been a little unforgiving of late, as a small number of people have irritated some of the most helpful contributors. As a result, some of the responses have been getting a little more terse ...
comp.arch.fpga actually has a bunch of people who are happy to help out when it's clear that the person posting isn't just being lazy, and hasn't just skipped checking google first. Don't be afraid to post in the future, but try to make your questions specific, and try to explain what you have already tried, so that the group takes the questions seriously.
Probably not people with 0 experience, but if you have some background with hardware (and you did mention VHDL), it could be a fun place to gain some experience. We all start somewhere.
Unfortunately I can't tell you any more about the ML505, as I myself have not used it. Good luck.
C
Claire Murphy
Thanks for your responses ! I'm happy people replied.
The I have checked and read 90% of what is available on the Xilinx ML505 home page (Antti's Link). But my problem is that none of these contain test projects. They all have some precompiled code that I can't post edit (i.e. ACE files). I can only load these directly via their CF card interface.
I have contacted Xilinx to see if they can give me a test project file with some VHDL/VERILOG code in it so that I can start for there.
I want to learn about updating the FPGA with some of my own code. But first I want to have some code that I can get hands on experience with.
Is there anything like a HELLO WORLD program for FPGAs ? I know it depends on my board layout, but I do have the UCF file that has the pin assignments. But putting this together in the project is starting to confuse me.
any help would be really appreciated !
Thamks, Claire.
A
Antti
page (Antti's Link). But my problem is that none of these contain test projects. They all have some precompiled code that I can't post edit (i.e. ACE files). I can only load these directly via their CF card interface.
your problem is you can not find information what is made available for you
as example
formatting link
thrre are zip files with project verilog sources,
formatting link
there are design files as well
formatting link
this pages SHOULD be the most interesting, but as xilinx webmaster is on vaccation again ?! then this page is EMPTY ??? xilinx uhuuu, please fix this NOW
so I really do not understand how come you can not load the ZIP files with project source code from the reference design pages for ML505???
the ML505 BSB is currently missing but there is lots of other demo projects for ML505, just take any of them and try proceed from there?
Antti
G
Göran Bilski
Hi Claire,
formatting link
This will create a system for you that will test many of the components on the board. You will need EDK in order to implement the design. Just download the system and follow the information from the web link.
The VHDL files for more peripherals that is used in the design is available in the EDK installation. The fee-based cores VHDL files are encrypted but the others are non-encrypted. Most peripherals are not fee-based.
Göran
A
Antti
my board layout, but I do have the UCF file that has the pin assignments. But putting this together in the project is starting to confuse me.
hello world (VHDL)
LED
A
Antti
Hi Goran
that was quick - just a few minutes ago that URL opened an empty page !!! but now the EDK design is already there, nice ;)
Antti
C
Claire Murphy
Thanks for everyone's help. You've pointed me in the right direction. I need to get my hands on EDK then it seems.
btw. Goran in FireFox gives me errors !
Thanks Goran & Antti
E
Eric Crabill
Hello,
If you are looking for a plain RTL logic "hello world" design for an FPGA (in Verilog) please see:
formatting link
This is based on the Spartan-3E Starter Kit but can be easily adpated to any other board you have. Eric
C
Claire Murphy
Thanks for that Eric !
Anyone know if there is a list of what Xilinx chips work with what versions of ISE ? I am becoming more and more frustrated with
formatting link
, now I find myself using google and site search to find things I need.
Anyway, I would like to find out if I can use the LX50T with the free 9.1 version or the 8.x version.
Also downloading a package of 1.5GB and the same size again for an update it pretty annoying !
Thanks ! claire
A
Antti
ISE ? I am becoming more and more frustrated withwww.xilinx.com, now I find myself using google and site search to find things I need.
version or the 8.x version.
pretty annoying !
no you can not use free tools. so your initial investment to use ML505 is
3200 USD (ISE+ED)
Antti
C
clairemurphs223hotmail.com
Thanks for the tip Antti.
I thought the webpack works with some Virtex5's
So I guess I am out of luck, and I will need to shell out a few more $$'s
Antti you have been a great help !
E
Eric Crabill
Hi Claire,
The information you are looking for is at:
formatting link
The l>> Thanks for that Eric !
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required
Report Content
You are reporting this content to the moderators. They will look at it
ASAP.