Xilinx FIFO Flag Question

I generated a 32-bit by 1024 entry FIFO using the FIFO Generator. The FIFO is an independently-clocked BRAM that has a 39 MHz clock on the write side and a 100 MHz clock on the read side.

I am writing one 32-bit entity to the FIFO from the write side. The empty flag takes > 50 clock cycles on the read side to deassert. I would think that the empty flag would go low much sooner. Again, the FIFO is implemented as independent read/write clocks and I am using the structural simulation file. I need empty to go low much sooner than this.

Reply to
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.