Hi,
I have my design files in Verilog,but want to have my testbenches in VHDL.I think this is possible. Can anybody suggest some pointers to this. I am using ModelSim 5.7g and Xilinx Project Navigator 6.2.
--raj
VHDL-Verilog Co-Simulation
May 12, 2004
1 Replies