Hi,
I have a basic question. Is is possible in the xilinx ISE enviroment to make a verilog wrapper of some VHDL code. I don't want to recode it in verilog.
Thanks Rob
Hi,
I have a basic question. Is is possible in the xilinx ISE enviroment to make a verilog wrapper of some VHDL code. I don't want to recode it in verilog.
Thanks Rob
Never mine I figured it out.
Rob
The rule is, you have to tell us what you did ;)
Have something to add? Share your thoughts — no account required.
Ask the community — no account required