I am new to using Xilinx cores. My intention is to use the DDS core, for which I was able to generate a number of files using coregen. It appears that only the "padded" EDIF can be run through the backend stages. My question - as naive as it is - is what do you instantiate in a higher level verilog module in order to implement the design?
- posted
17 years ago