Do you have a question? Post it now! No Registration Necessary
Threaded View
Subject
- Posted on
- Muhammad Khan
July 9, 2003, 5:51 pm
Reply
Save
Print
Hello everybody,
I want to use the signal defined in one architecture in VHDL to
another architecture. I have two architecture in the same .vhd file
and I am using Component mapping. I required the result of calculation
of a signal to be used in second architecture. Can any one tell how to
defined signal so that it is globally visible to other architectures.
Regards
Khan
I want to use the signal defined in one architecture in VHDL to
another architecture. I have two architecture in the same .vhd file
and I am using Component mapping. I required the result of calculation
of a signal to be used in second architecture. Can any one tell how to
defined signal so that it is globally visible to other architectures.
Regards
Khan
Re: how can I use a signal defined in one Architecture to another Architecture
Hello Muhammad,
this is a common question.
The clean way for handling this is to feed the signal through
the port maps.
Regards,
Mario
--
----------------------------------------------------------------------
Digital Force / Mario Trams snipped-for-privacy@informatik.tu-chemnitz.de
----------------------------------------------------------------------
Digital Force / Mario Trams snipped-for-privacy@informatik.tu-chemnitz.de
We've slightly trimmed the long signature. Click to see the full one.
Re: how can I use a signal defined in one Architecture to another Architecture
Hi Khan,
If you declare a signal in a package and you include the package
then the signal can be globally used by all architectures that
reference that package. This is for simulation only and will not
work for synthesis.
Jon
snipped-for-privacy@hotmail.com (Muhammad Khan) wrote in message
If you declare a signal in a package and you include the package
then the signal can be globally used by all architectures that
reference that package. This is for simulation only and will not
work for synthesis.
Jon
snipped-for-privacy@hotmail.com (Muhammad Khan) wrote in message
Site Timeline
- » PROM JTAG download cable for Xilinx Spartan II + Webpack
- — Next thread in » Field-Programmable Gate Arrays
-
- » Make file ...........Help Please
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Achronix Semiconductor in Talks for Merger
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Broadband filter matching design
- — The site's Newest Thread. Posted in » Electronics Design
-
- » Re: OT: The Deep State defined
- — The site's Last Updated Thread. Posted in » Electronics Design
-
XML Sitemap