Hi Fellows,
How can I synthesize multiple file one by one using xilinx compiler in MAKEFILE script. I have done using only one file but when I enter multiple files in "VHDL= ....." field thenI get the following error.
make: *** No rule to make target `VIR3.vhd,VIR3_1.vhd,VIR3_2.vhd
Rgds
MACEI