Hi:
I'm trying to simulate in Proteus a design that includes a component described in VHDL. I don't know how to do that. Any comment will help.
Thanks,
Sergio
Hi:
I'm trying to simulate in Proteus a design that includes a component described in VHDL. I don't know how to do that. Any comment will help.
Thanks,
Sergio
Have something to add? Share your thoughts — no account required.
Ask the community — no account required