Scripts to maintain list of addresses in VHDL core communicating with SW via a set of control and status registers
Last time I had to prepare a firmware for FPGA, that contained a complex hierarchy of blocks and subbblocks, containing...
3 comments
posted 8yrs
posted by wzab
3 comments
posted 8yrs
posted by wzab