Hi
I am trying to design a DDR memory interface using Xilinx MIG 007 rel 6 However it is only generating two files - a vhdl file containing a packag and a ucf file. Using a Virtex device a lot more files are created. Is thi a bug or am I using it wrong?
Thanks
Jon