Is there some way I can generate a physical layout (using Cadence) of a design written in Verilog and synthesized using Synopsys design compiler. I heard there was provision in Cadence for this.. Any one tried this before?
- posted
20 years ago