Usage of DDR IOBs

HI,

you just instantiate the iddr buffer and drive it with a single SDR clock. You dont need the 180phase clk. The idddr then provides the data on the two output data busses. One data value at the positive clk edge and one at the negative clock edge.

heiner

Hello Heiner, Thanks for your response. I guess this option of IDDR will work for Virtex 4 FPGA. However my FPGA of interest is Virtex II Pro. I am sorry for not mentioning the type of device in my earlier mail. I will appreciate your further suggestions.

K> HI,

Below are directly copied from the library guide:

VHDL Instantiation Template

-- IFDDRRSE: Double Data Rate Input Register with Sync. Clear,

-- Sync. Preset

-- and Clock Enable. Virtex-II/II-Pro, Spartan-3

-- Xilinx HDL Libraries Guide version 7.1i IFDDRRSE_inst : IFDDRRSE port map ( Q0 => Q0, -- Posedge data output Q1 => Q1, -- Negedge data output C0 => C0, -- 0 degree clock input C1 => C1, -- 180 degree clock input CE => CE, -- Clock enable input D => D, -- Data input (connect directly to top-level port) R => R, -- Synchronous reset input S => S -- Synchronous preset input );

-- End of IFDDRRSE_inst instantiation Verilog Instantiation Template // IFDDRRSE: Double Data Rate Input Register with Sync. Clear, Sync. // Preset and Clock Enable. Virtex-II/II-Pro, Spartan-3 // Xilinx HDL Libraries Guide version 7.1i IFDDRRSE IFDDRRSE_inst ( .Q0(Q0), // Posedge data output .Q1(Q1), // Negedge data output .C0(C0), // 0 degree clock input .C1(C1), // 180 degree clock input .CE(CE), // Clock enable input .D(D), // Data input (connect directly to top-level port) .R(R), // Synchronous reset input .S(S) // Synchronous preset input ); // End of IFDDRRSE_inst instantiation

HTH, Jim

Venkat wrote:

I believe you can infer input DDR flops, at least in Verilog. You need to be careful since the Xilinx tools are picky about infering IOB registers - if you don't do thing just right, the tools won't infer the registers in the IOB.

In Verilog: always @(posedge clk) in_p