Hi I am viewing the RTL schematic generated by the Xilinx ISE (7.1 with SP$)tool for a vhdl statement
FPGA : BUG in ISE- View RTL Schematics ?
Aug 01, 2006
2 Replies
Hi, AND2, AND2B1, AND2B2 are 3 types of AND2.. When XST infers any one of these 3, schematic editor gives it name as simple AND2.. AND2 : O
Hi Bijoy, no, it's a beetle. Because it's so old. :-)
In 7.1 the rtl schematics became oversimplified, and had no inverted inputs anymore. I hope the newer versions behave better, but i haven't tested it.
have a nice synthesis Eilert
bijoy schrieb:
SP$)tool for a vhdl statement
to the AND gate as 'A' , 'B'.
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required