I am working now for some days on a strange behaviour of a fpga. The design is complete synchron. I have the problem that when I change in a state machine a signal, then the design doesn't function any more. The problem is a can not locate where it come from, because when I add some debug information the design works again. In Simulation I can't see something wrong.
Has anybody an idea what could be wrong?