Hi
attached to xilinx forum message
formatting link
is a simple JTAG-SPI gateway IP core that is been used for SPI flash programming on S3E the demo toplevel include Spartan-3 BSAN, but by only replacing that primitive it is adaptable to almost any FPGA/CPLD family
Antti