1. Home
  2. Field-Programmable Gate Arrays
  3. Should I use DCM for every FPGA design?

Should I use DCM for every FPGA design?

I am a newbie in Xilinx FPGA and am trying to prototype my own architecture. I tried the tutorial about stopwatch. Everything is OK.

Then I tried a simple design "3-bit counters". The behavioral model and translate model works. But the post-map model doesn't work. I don't know why?

Here I did't use DCM. I have the clk pin feed to my counter directly. Could this cause a problem?Thanks,

Reply to
yijun_lily
Loading thread data ...

Dear All,

After I take a look at the schematic view of post-map RTL code, it seems "reset" signal is connected to the "clk" of FF and "clk" signal is connected to the "reset" of FF. What is wrong there?How can I fix this problem?Thanks,

Reply to
yijun_lily

You need a better description than this in order for someone to help. You might want to consider sending the VHDL or verilog. but you probably haven't coded it correctly with the right 'always @ (posedge clk)'

Simon

Reply to
Simon Peacock

Hello,

Could you paste your code? This would help us to determine the problem (which, according to your description is the code)

Vladislav

Reply to
Vladislav Muravin

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.