I used the syn_preserve synplify attribute in my VHDL code as below.
attribute syn_preserve of sign1: signal is true;
Modelsim gives compilation error for this? Any help to rid of this would be appreciated.
Thanks, Muthu
Compilation error with Synplify attribute
Jul 15, 2005
2 Replies
You are probably missing the declaration of the attribute.
attribute syn_preserve : boolean;
snipped-for-privacy@rediffmail.com wrote:
Alternately, you could include the Synplicity library, which defines the attributes. But I typically do it the way Ken suggested.
JTW
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required