Hi group, here's a question:
Can I synthesise a component described in Verilog, obtain an EDIF, then write a VHDL wrapper around it so as to integrate it into a greater VHDL project.
yours in ignorance,
Robin
Hi group, here's a question:
Can I synthesise a component described in Verilog, obtain an EDIF, then write a VHDL wrapper around it so as to integrate it into a greater VHDL project.
yours in ignorance,
Robin
Robin Bruce schrieb:
you should yes. most of the tools allow any mix of verilog-vhdl, but you can also use edif as interim format
antti
Robin
Coming from a similar direction is one of our TechiTips here
John Adair Enterpo> Hi group, here's a question:
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.