It should be a roughly 10 ns positive pulse at every transition of the input. The first such glitch clocks the r-c filtered data into the dflop. Any additional glitches do the same thing. There's not even a metastability hazard. This circuit is simple enough that a humanly-possible analysis can demonstrate, with high confidence, that it's safe.
You don't like it for personal reasons. That's a bad basis for engineering.
John