Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

Ethernet : MAC vs PHY

I have a 10BASE-T MAC/stack design (using PicoBlaze, BTW) which I'm trying to bring up on the Avnet/Memec S3MB Spartan3...
2 comments posted 20yrs
posted by twv
2 comments posted 20yrs posted by twv

Back to max thermal and power for XC4VLX200's

So, back to the question of worst case designs for supporting RC. What are the worst case VccInt currents that various...
35 comments posted 20yrs
posted by fpga_toys
35 comments posted 20yrs posted by fpga_toys

Wanted Help on All Digital PLL

I need material wchich cover all about ADPLL, which contains about operating principles and design (vlsi also). If there...
2 comments posted 20yrs
posted by neelagopi
2 comments posted 20yrs posted by neelagopi

Wanted Help on Aall Digital PLL

I need material wchich cover all about ADPLL, which contains about operating principles and design (vlsi also). If there...
0 comments posted 20yrs
posted by neelagopi
0 comments posted 20yrs posted by neelagopi

scrambling

Hi all, I need a VHDL source code scrambler/descrambler. Polyn : x ^ 7 + x ^ 6 + 1 I found some information on web (LFS...
2 comments posted 20yrs
posted by bhb22l
2 comments posted 20yrs posted by bhb22l

Constraining a 50 MSPS DAC Interface

Hello, I am trying to build an interface to a Analog Devices AD5447 digital analog converter on Xilinx Virtex-II 1000 a...
2 comments posted 20yrs
posted by derhagimann
2 comments posted 20yrs posted by derhagimann

a question: task, function vs module

Thanks for all that helped in my last problem about det FSM. As a beginner, I always meet this situation: When some sta...
0 comments posted 20yrs
posted by yyqonline
0 comments posted 20yrs posted by yyqonline

power up reset question

Hi, Background: Spartan 3 FPGA, Xilinx 6.3 tools I am currently having a problem with what I think is a power up reset....
2 comments posted 20yrs
posted by wolfendun1234-news
2 comments posted 20yrs posted by wolfendun1234-news

Analog FPGA Project -- VIdeo Router

I thought it might be a relatively fun and easy project to do a audio/video (coax or rca) matrix that can take any numb...
3 comments posted 20yrs
posted by benn686
3 comments posted 20yrs posted by benn686

Xilinx Legal

All: From our legal group- "Xilinx invests a significant amount in research and development, and vigorously protects an...
48 comments posted 20yrs
posted by austin
48 comments posted 20yrs posted by austin

TI Technical screening phone interview

Hey All, I have a technical screen interview with TI based in dallas. I am a front-end digital design engineer with two...
1 comments posted 20yrs
posted by saurster
1 comments posted 20yrs posted by saurster