Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

Virtex4 FX12 dynamic clock divider

Hi everyone, For my design, which is implemented in Virtex-4 FX12 (speed grade -10) I need to get an adjustable (in ope...
12 comments posted 20yrs
posted by ales.gorkic
12 comments posted 20yrs posted by ales.gorkic

sending multiple char on RS232

Hi, I am trying to connect my Spartan 3 borad with PC by RS232 , and am able to echo single input in hyper temial conso...
10 comments posted 20yrs
posted by yiqihuang
10 comments posted 20yrs posted by yiqihuang

Xilinx or Altera...

Has anyone implemented DDR2 333Mhz (667Mbps) using Altera or Xilinx FPGA's Thanks
10 comments posted 20yrs
posted by sannuyaro
10 comments posted 20yrs posted by sannuyaro

requirements to select FPGA using LVDS

hi all, wat all the basic requirements needed to be analysed before selecting a FPGA chip for using high speed LVDS. tha...
2 comments posted 20yrs
posted by praveen.sethuram
2 comments posted 20yrs posted by praveen.sethuram

Synplify Pro warning - cudnt understand

Hi, In my TOP level verilog module, I have a data going from the ROM in one of the blocks to the input of the Multiplie...
0 comments posted 20yrs
posted by g.shrinivasan
0 comments posted 20yrs posted by g.shrinivasan

Actel Fusion FPGAs

I read a couple of threads on the Actel Fusion FPGAs from early this year saying they were delayed and not to expect th...
9 comments posted 20yrs
posted by spamgoeshere4
9 comments posted 20yrs posted by spamgoeshere4

USB2 camera to Xilinx ML40x boards

Does any one have any software (or experience) to share (or sell) concerning bringing a USB2 camera image into a XILINX...
7 comments posted 20yrs
posted by bradsmallridge
7 comments posted 20yrs posted by bradsmallridge

Microblaze dcm_module problems

I am trying to increase the clock frequency of my microblaze processor (currently 50 MHz) using the dcm_module frequenc...
2 comments posted 20yrs
posted by andrew.hood
2 comments posted 20yrs posted by andrew.hood

New Virtex4 Project, CoreGen

I want to instantiate some CoreGen modules to get some usage estimates on some possible target platforms. I've never cr...
0 comments posted 20yrs
posted by killerhertz
0 comments posted 20yrs posted by killerhertz

Xilinx XC4000 series

I have just been ask to upgrade an old product which uses a XC4010 and a 4005. I know that these parts are not supporte...
1 comments posted 20yrs
posted by paul.lowson
1 comments posted 20yrs posted by paul.lowson

Need help with old Xilinx project

I am looking for someone who can help me with an old design. THis was done with a XC4005 and of course none of the new...
0 comments posted 20yrs
posted by paul.lowson
0 comments posted 20yrs posted by paul.lowson

uClinux on MicroBlaze: Can't ping now

Hi everyone, I've followed the instructions from John Williams and Jason Wu, and finally got uClinux-kernel booted on m...
0 comments posted 20yrs
posted by qichen.huang
0 comments posted 20yrs posted by qichen.huang