Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15254 Threads Posts
to

FPGA-based music synthesizer (with MyHDL)

Hi all: I'd like to draw your attention to an interesting project about an FPGA-based music synthesizer. A remarkable f...
5 comments posted 19yrs
posted by jan
5 comments posted 19yrs posted by jan

uBlaze ISR : Steps to write/implement an ISR...

Hi all. At the moment I never implement a ISR on uBlaze system. I have seen, I know I have to use the INTC IP driver ro...
2 comments posted 19yrs
posted by alfmyk
2 comments posted 19yrs posted by alfmyk

uBlaze Cache: update Cache Instruction...

Hi all. I have seen this instruction in uBlaze interface header: void microblaze_update_icache (int , int , int ) void...
0 comments posted 19yrs
posted by alfmyk
0 comments posted 19yrs posted by alfmyk

Survey: simulator usage

Apologies for the (slightly) commercial nature of this post. Those of you with long memories may recall coding devices...
19 comments posted 19yrs
posted by eml
19 comments posted 19yrs posted by eml

connecting SFP-module to Virtex2PRO

I want connect SFP module to the XC2VP7 (use RocketIO in custom mode in 2488 Mbps, ie STM-4). But I anywhere find examp...
0 comments posted 19yrs
posted by axalay
0 comments posted 19yrs posted by axalay

EDK 8.2.01i:Spartan3E BSB Problem...

Hi all. Now I'm using EDK 8.2.01i and I want to generate again a project for my software development. For my goal is im...
4 comments posted 19yrs
posted by alfmyk
4 comments posted 19yrs posted by alfmyk

Xilinx Virtex-4 Clock Multiplexer Inputs

Hi all, I'm currently developing a PCB featuring a Xilinx Virtex-4 device. Unlinke the Virtex-II series they now offer...
4 comments posted 19yrs
posted by maerchenprinz
4 comments posted 19yrs posted by maerchenprinz

Xilinx Virtex4 Outputs for Camera Link

Can anyone tell me what I need to drive a Camera Link output directly from a V4? I have tried LVCMOS25 and I can see di...
18 comments posted 19yrs
posted by bradsmallridge
18 comments posted 19yrs posted by bradsmallridge

OPB to SPI clock frequency ratio

Hi, I have a Microblaze based project that communicates to a 16Bit DAC by means of an SPI interface. I'm using the OPB_...
8 comments posted 19yrs
posted by acurtin
8 comments posted 19yrs posted by acurtin

Jumps in FPGA implemented integrator

Hello I am fairly new to this FPGA game, and well am having a few teething problems with my code. I am using an Actel P...
9 comments posted 19yrs
posted by h.obrien
9 comments posted 19yrs posted by h.obrien