Field-Programmable Gate Arrays

LC8

http://forum.lc8.info/viewtopic.php?p=113147#113147 - Philip -- A PERSON is smart. PEOPLE are dumb, panicky, dangerous a...

0 comments posted 19yrs

posted by phq

0 comments posted 19yrs posted by phq

Confuse on Spartan speed

Hello everyone, Please help. What is the maximum clock frequency that can be used on a Spartan-3 5000? I know it's a gra...

6 comments posted 19yrs

posted by yasirmm

6 comments posted 19yrs posted by yasirmm

is edk 8.1 availabe for download

hi all i am mahalingam, student from univ of south florida. i am using xilinx ise 8.1 and virtex ii pro 2vp30 board for...

1 comments posted 19yrs

posted by mahalingamv

1 comments posted 19yrs posted by mahalingamv

ANNC: Tips for FPGA Timing Closure Webcast

Lattice is holding a webcast Tomorrow Wednesday, Mar 28, "Tips for FPGA Timing Closure." The presenter will be Troy Sco...

0 comments posted 19yrs

posted by bart.borosky

0 comments posted 19yrs posted by bart.borosky

What is the best application notes or patents filed by Xilinx to disclose Vertex-5 Slice L

Hi, When I am turning to Xilinx Virtex-5 new chips from Virtex-II, I would like to know which patents filed by Xilinx t...

8 comments posted 19yrs

posted by wtxwtx

8 comments posted 19yrs posted by wtxwtx

longest webcase record

> JTAG BPI S3E issue - there is a solution that fixes the problem > the external flash memory can be put into status re...

0 comments posted 19yrs

posted by daughenbaugh

0 comments posted 19yrs posted by daughenbaugh

(Xilinx) OPB watchdog timer fails to release RESET

Hi, I'm working on a Microblaze system in a Spartan 3-2000. I am trying to implement a watchdog timer using the opb_tim...

4 comments posted 19yrs

posted by jshamlet

4 comments posted 19yrs posted by jshamlet

Help with Xilinx Parallel Cable IV.

I've just started a new FPGA project, and am having trouble getting the parallel cable IV to work at speed. I'm using a...

7 comments posted 19yrs

posted by pfraser

7 comments posted 19yrs posted by pfraser

Lattice "Open IP" license is GPL-compatible?

I'm working on a new project using some code from opencores for my thesis research. I'd love to use a nice, high-qualit...

4 comments posted 19yrs

posted by jonas

4 comments posted 19yrs posted by jonas

Re: EDK : Import Custom Peripheral

Figured it out on my own... EDK doesn't happily mix languages.. remade the top peripheral wrapper in VHDL instead of ver...

0 comments posted 19yrs

posted by dejanigma

0 comments posted 19yrs posted by dejanigma

PCI-Express drivers with Xilinx FPGA?

Hi guys: First of all, forgive me for being a dumb mechanical engineer...FPGA's are new to me. I'm programming a Xilinx...

7 comments posted 19yrs

posted by eromlignod

7 comments posted 19yrs posted by eromlignod

CycloneII altlvds_rx

Hello, I am using the altlvds_rx core of altera to make a video deserializer in an FPGA. I have implemented the design...

8 comments posted 19yrs

posted by Karel.Deprez

8 comments posted 19yrs posted by Karel.Deprez

Open-source CPU-core for standard-cell ASIC?

Forgive me if this topic has been beaten to death. Are there any *production-quality* open-source embedded CPU cores, t...

6 comments posted 19yrs

posted by dontreply

6 comments posted 19yrs posted by dontreply

Where is MIG 1.7???

MIG 1.7 is already cited in the new versions of DDR2 SDRAM related application notes. There are also a few answer record...

3 comments posted 19yrs

posted by taileb.mehdi

3 comments posted 19yrs posted by taileb.mehdi

FPGA board with multiple Ethernet connections (Gigabit Ethernet)

Hi, I am searching for an FPGA board having multiple gigabit ethernet connectivity support on it. To be more precise, I...

2 comments posted 19yrs

posted by sheikh.m.farhan

2 comments posted 19yrs posted by sheikh.m.farhan