Xilinx System Generator Error!
Hi, I am trying to port my VHDL design code into System Generator "Black Box" with some I/O Buffer instatiated, which i...
0 comments
posted 19yrs
posted by james.lbs
0 comments
posted 19yrs
posted by james.lbs