Hello all, anybody knows how can I extract equations from Xilinx schematic? I tried in Schematic Editor: Option->ExportNetlist and VHD file has been generated...but to get clear equations (Out=f(In)) I must translate whole of file...
Maybe somhere is tool for extracting euations from VHDL file?
Regards Kuba