Hi all,
It might be an obvious question but I have a doubt when assigning two buses that are defined with opposite direction.
Here you are an example;
architecture behavioral of buses is signal bus_a: std_logic_vector (0 to 7); signal bus_b: std_logic_vector (7 downto 0); ... begin
-- this doesn't work bus_b