Hi All,
I'm synthesizing the IP core for my chip using the Altera Quartus tools. When I define constraints in the SDC file for the Timing Quest analyser & fitter, I use the derive_pll_clocks command to automatically generate clocks provided by the PLLs. However this command generates the clock with names like this: out_clk_pll:out_clk_pll_1|altpll:altpll_component|_clk0 (when used with -use_tan_name option) or: out_clk_pll_1|altpll_component|pll|clk[0] when used without this option.
However, when my PLL is instantiated this way:
out_clk_pll_1 : out_clk_pll port map ( areset => aclr, inclk0 => CLK40_1, c0 => out_clk80, c1 => out_clk80_latch, c2 => out_clk80_data, locked => open);
I'd like to be able to generate clocks with the names like out_clk80, out_clk80_latch and so on... (i.e. with names of connected signals). Is there any way to achieve this behaviour?