The Xilinx core generator generates std_logic_vector(0 downto 0) on some parts like a BUSMUX. How do you "cast" this IO so that it can be connected to std_logic without errors?
Brad Smallridge b r a d @ a i v i s i o n . c o m
std_logic_vector(0 downto 0)
Nov 12, 2004
2 Replies
Brad,
if
a : std_logic_vector(0 downto 0) ;
and
b : std_logic ;
then
b The Xilinx core generator generates std_logic_vector(0 downto 0) on some
connected
connected
signal_not_vector
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required