Is there a way, when instantiating a module in Verlog, to specify that a certain output port of the module was intentionally left not connected ?
Currently I am using the following syntax:
.MyPort(), but I do get a warning message (using ISE 8.1i).
Thanks,
Jim