How do you add signals within your VHDL architechture using Xilinx 7.1 ISE Simulator?
Brad Smallridge aivision dot com
ISE Simulator
Feb 07, 2006
3 Replies
If you mean how to add signals to the simulation graphic, just open the whole tree of the UUT on your Sim Hierarchy tab (on the left side, beside Process View), choose the signal you need, drag and drop it inside the simulation graphic and you're done. Then re-run the simulation to see their behaviour. Marco
I see my inputs and outputs, but no internal signals.
OK, I have it now. Enter the testbed waveform, run the simulation, open up the UUT, drag and drop, run the restart. Thanks.
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required