Dear Sir or Madam,
I have some phenomenon I do not know when synthesizing my VHDL description for my SRAM controller:
The .vho-file from Quartus is used for a timing simulation. When I have a look at internal signals of my controller like 'l_oe_bar', 'l_cs_bar','l_we_bar' I see in timing simulation with Modelsim that they are right inverted to my description, for example are they resetted to '0' and not to my declared '1' in the VHDL description.
The outputs of my controller are concurrently assigned like that:
OE_bar