I have synthesized and implemented my design, and I was going to simulate post-route using ModelSim. The problem is that all internal signals have been renamed, and I can't match each signal with the signal name from my vhdl code. How can I show the "behavioral" signal names during post-route simulation? Or where is the correspondence between vhdl signal names and post-route signal names?
Thanks!