Hi all,
I am a beginner in FPGA arch. I was going through the Spartan 2 architecture where I found that each lut can be configured as a 16 bit ram. That means lut is a decoder + a 16 bit register.
This might be a foolish quesiton but please clarify me.
Thanks.
Regards, Mohammed A Khader