Hey,
I'm building a DDR2 controller and have 3 banks on a virtex 4 so 6 IDELAYCTRL blocks ... so i look in pace to loc them (as this is preferred method) and it seems that it only locks 4/6 IDELAYCTRL blocks on the right place and the other 2 not ... this is in PACE ....
When i lock it in floorplanner i get the same issue ...
When i look at it (ngd/ncd) in fpga editor they are at the right place???? who should i believe???? the strange this is that this is happening in the middle banks ... so the small banks in the middle of the fpga?? because when i loc those2 IDELAYCTRL on the other (left/right) banks i don't have that problem? is this a bug in the software?
Any help is welcome .... thanks in advance,
kind regards,
Tim