How to simulator XILINX CPLD with off_chip wiring?

May 10, 2004 0 Replies

I have a question when I simulator my VHDL code after fitting. I would like to connect an IO pin to GCK2 pin, another IO pin to GSR pin. Is there a way to include those information in the simulation?



vax, 3900


Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required