FPGA : Constraint for BRAM placements

Hi want to know how to add Location constraint for BRAM placements in my design

I am using a statement like this

INST "coeff_ram1" LOC=RAMB16_X1Y1;

But the problem is i don't know how to find out the location values to put for my FPGA Spartan-3e ie the correct values for X?Y?

can any one help me rgds bijoy

Reply to
bijoy
Loading thread data ...

my FPGA Spartan-3e ie the correct values for X?Y?

One way would be to do an automatic place & route of the design and then open it in the floorplanner to see where the place & route tools placed your memories. That is probably a good starting point. Using floorplanner you can even write out a UCF file containing the placement if you want to.

/Andreas

Reply to
Andreas Ehliar

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.