Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

Xil_FatFS library example.

Hello, I am trying to test file system on Compact Flash. Now, my configuration is following. 1. ML310 Board 2. Core : P...
1 comments posted 21yrs
posted by weese
1 comments posted 21yrs posted by weese

Update on availability of Spartan3

I want to update my post on the availability of Spartan3. I called NuHorizons and was able to get a quote on XC3S200-4P...
1 comments posted 21yrs
posted by barrinst
1 comments posted 21yrs posted by barrinst

area group constraint for quadranting

hi all, sorry to be a bit vague chaps, but where is the information about modular design - in particular the appnote/ma...
1 comments posted 21yrs
posted by not
1 comments posted 21yrs posted by not

Lean Ethernet on Digilent board?

Has anyone used the Ethernet add-on module for the Digilent Spartan3 board? http://www.digilentinc.com/info/NET1.cfm I...
0 comments posted 21yrs
posted by iluvfpgas
0 comments posted 21yrs posted by iluvfpgas

Xilinx FFT

Hello, I am trying to connect a FFT module generated with coregen to a microprocessor. The problem is that the micropro...
0 comments posted 21yrs
posted by jcastillo
0 comments posted 21yrs posted by jcastillo

Xlinix configuration: DONE pin too early?

Hello, We use different Xilinx FPGAs (Spartan3, Virtex2, etc.). When downloading the code, everything works fine except...
13 comments posted 21yrs
posted by guenter.wolpert
13 comments posted 21yrs posted by guenter.wolpert

comp.arch.fpga.<mfr>

I see a lot of posts here that are specific to a single vendor's devices or that device-vendor's tools. I think it woul...
11 comments posted 21yrs
posted by megacz
11 comments posted 21yrs posted by megacz

IPIF LogiCore?

Hi there, I'm trying to build a new core that will use a IPIF PLB interface to connect to the PLB. Most of my logic is...
1 comments posted 21yrs
posted by mdales
1 comments posted 21yrs posted by mdales

PCI in a PCI-X slot

I have a implemented a PCI 66Mhz master/target design on an Fpga, using an IP core from one of the well known suppliers...
1 comments posted 21yrs
posted by amyler
1 comments posted 21yrs posted by amyler

question about xilinx micro kernel

in its edk (embedded system development kit), xilinx provide a micro kernel for the microblaze/ppc405 core in some type...
0 comments posted 21yrs
posted by chongpeng
0 comments posted 21yrs posted by chongpeng