Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15255 Threads Posts
to

Worth reading in Field-Programmable Gate Arrays

Spartan3 embedded synchronous multipliers

Hi guys, I've been reading through the Spartan3 architecture embedded multipliers app note and I can't seem to find out...
5 comments posted 20yrs
posted by x86asm
5 comments posted 20yrs posted by x86asm

Simulation of MicroBlaze embedded system

Is there a guide to behaviorally simulating a MB embedded system? I have gotten as far as compiling the libraries, runn...
5 comments posted 20yrs
posted by mottoblatto
5 comments posted 20yrs posted by mottoblatto

ModelSim # Error loading design

I just downloaded Xilinx ISE 8.1 and ModelSim XE III/Starter 6.0d I make a simple project, using schematic (one and gat...
6 comments posted 20yrs
posted by no
6 comments posted 20yrs posted by no

Xilinx ISERDES Q1 issues

I am getting strange results in the Xilinx ISERDES Q1 output. Specifically it will sometimes be almost random values. A...
2 comments posted 20yrs
posted by bradsmallridge
2 comments posted 20yrs posted by bradsmallridge

Lattice new ECP2 parts

Seems these are too new to even be in production, but they are very interesting. Anyone have any pricing on them yet? I...
0 comments posted 20yrs
posted by spamgoeshere4
0 comments posted 20yrs posted by spamgoeshere4

OPB busmaster device

Hi I just created a design with a µBlaze and some LEDs for testing and a OPB Busmaster device created with the xps help...
0 comments posted 20yrs
posted by st
0 comments posted 20yrs posted by st

EDK - PLB/OPB Bus questions.

Hi all, I have some questions regarding the PLB and OPB busses used in EDK. 1) Is it true that a bus arbiter is needed...
8 comments posted 20yrs
posted by me_2003
8 comments posted 20yrs posted by me_2003

vhdl to edif

Hi, may I know whether there is any free program that is able to convert a vhdl file to a .edf file? I am unable to fin...
9 comments posted 20yrs
posted by nordicelf
9 comments posted 20yrs posted by nordicelf

Async Processors

Further to an earlier thread on ASYNC design, and cores, this in the news : http://www.eet.com/news/design/showArticle....
47 comments posted 20yrs
posted by no.spam
47 comments posted 20yrs posted by no.spam

Virtex4 Powerdown, Vcco questions

Hi *, I'm planning a device with a backup battery. In case of power failure, the FPGA (a Virtex4 in this case) should b...
2 comments posted 20yrs
posted by smd
2 comments posted 20yrs posted by smd

MicroBlaze in Spartan 3 playing tuxchess :)

Hi having MicroBlaze to boot uClinux to command prompt sure is nice also but seeing it running graphical tuxchess is ev...
5 comments posted 20yrs
posted by Antti.Lukats
5 comments posted 20yrs posted by Antti.Lukats