Hi guys, I've been reading through the Spartan3 architecture embedded multipliers app note and I can't seem to find out how long (in terms of clock cycles) the sync multipliers in the Spartan3 will take. Can I safely assume that after I have asserted the inputs to the module, I will get the output back in the following clock cycle?
I'm assuming that you're reading XAPP467. Is this correct?
formatting link
In Spartan-3, there is a single pipeline stage option between the multiplier inputs and outputs. Essentially, the stage is after calculating the partial sums and before presenting the product output.
In Spartan-3E, you have the additional option for a single- or double-stage pipeline. In Spartan-3E, the pipeline state is either at the inputs or at the product outputs, or both.
--------------------------------- Steven K. Knapp Applications Manager, Xilinx Inc. General Products Division Spartan-3/-3E FPGAs
formatting link
--------------------------------- The Spartan(tm)-3 Generation: The World's Lowest-Cost FPGAs.
That is the app note I have read. So the unit is pipelined. Alright, so I should account with it by allowing 2 cycles? (1 for the data to propogate through partial sums muxes and another for the adders to obtain the product and to present the output?)
Note the word "option". You can run pipelined or not pipelined. Obviously the clock rate must be lower in the non-pipelined mode. But there you get the result out with just a combinatorial delay. Peter Alfke
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here.
All logos and trade names are the property of their respective owners.